Jitter and Decision-level Noise Separation in A/D Converters by Tangelder, R.J.W.T. et al.
Jitter and Decision-level Noise Separation in A/D Converters 
R.J.W.T. Tangelder', H. de Vries', R. Rosing2, H.G. Kerkhoff', M. Sachdev3 
MESA Research Institute, University of Twente, P.O. Box 217,7500 AE Enschede, The 
Netherlands 
Microelectronics and Microsystems Group, Lancaster University, Lancaster, Lancashire, 
LA1 4XL, United Kingdom 
Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, 
Ontario, Canada'N2L 3G1 
Abstract 
Gaussian aperture jitter leads to a reduced Signal- 
to-Noise-Ratio of A/D converters. Also other noise 
sources, faults and nonlinearities affect the digital 
output signal. A measurement setup for a new off- 
chip diagnosis method, which systematically 
separates the jitter-induced errors from the errors 
caused by these other factors, is described. 
Deterministic errors are removed via a subtracting 
technique. High-level ADC simulations and 
measurements have been carried out to determine 
relations between the size of the jitter or decision- 
level noise and the remaining random errors. By 
carrying out two tests at two diferent input 
frequencies and using the simulation results, errors 
induced by decision-level noise can be removed. 
Keywords: jitter, decision-level noise, ADC 
testing, diagnosis. 
1. Introduction 
In A/D converters, the aperture time determines the 
time difference between the sample command and 
the actual time the analogue input signal is sampled 
and converted into a digital output signal. 
Variations in this aperture time are called aperture 
time uncertainty or aperture jitter [Plassche 941. 
Gaussian aperture jitter originates from thermal 
Gaussian distributed noise sources within the ADC 
and Gaussian distributed noise sources from the 
environment (interference) [Raczkowycz 961. 
Therefore, aperture jitter is likely to consist of both 
Gaussian noise components and some periodic 
components, depending on the environment in 
which the AK converter is used. 
In [Harris 901 it is shown that sinusoidal jitter 
components lead to sidebands of the signal in the 
output spectrum, which can be described by Bessel 
functions. Further it is shown that Gaussian jitter 
leads to a reduction in the signal-to-noise ratio of 
A/D converters. 
Other noise sources, nonlinearities and faults in 
A/D converters also affect the output signal. In this 
paper, the systematic separation of the effects of 
aperture jitter from the effects of these other factors 
is considered. Only Gaussian jitter is taken into 
consideration. For detection of sinusoidal jitter 
components the results of [Harris 901 can be used. 
In section 2, the different factors that influence the 
output signal of full-flash A/D converters are 
categorised. Our separation method is described in 
section 3.  Deterministic error, like faults and 
nonlinearities, are removed via a subtracting 
technique. By carrying out tests at different input 
frequencies, also errors caused by jitter and 
decision-level noise can be separate too. The 
method has been evaluated using simulations on 
high level descriptions [Rosing 98a, Rosing 98bl. 
A measurement set-up has been made to prove the 
validity of the method proposed and will be 
described in section 4. 
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2. Different factors affecting thie 
output signal of A/D converters 
The different factors that influence the output 
signal of A/D converters and their effects can be 
categorised, as shown in Table 1. A distinction is 
made between random sources and deterministic 
sources. Contrary to conventional noise sources, 
which are randclm in nature, quantisation “noise” is 
a deterministic “noise” source. This is caused by 
the fact that the size of the quaritisation error is 
mathematically determined by the value of the 
input signal at the sample moment. However, often 
these quantisation errors lead to random noise on 
the output signal. In that case quantisation noise 
can not be distinguished from random noise 
sources. 
I E;g-y of 1 Noise, error or I Effects distortion source 
output signal 
decision levels 
the output signal 
Distribution of 
samples over ‘the 
Further research 
is needed to 
evaluate the 
Table 1: Sources that determint1 the amount of 
noise and harmonic distortion on t.be output signal 
Aperture jitter and noise on the decision levels of 
A/D converters are both assumed to be white and 
therefore random noise sources. Nonlinearities in 
the comparator:; and Integral Nonlinearity (INL) of 
the converter lead to harmonic (distortion in t.he 
output spectrum. In [Kim 941 the size of the INL is 
derived from the size of the harmonics in the output 
spectrum. In a histogram of output data, bins with 
Differential Nonlinearity (DNL) contain a number 
of samples that deviates from the ideal number. 
Therefore the amount of DNL of every bin can be 
determined using a code density measurement 
[Doernberg 841. 
Both the described difference in origin of the 
different sourc(:s and their different effect on the 
output signal are used in section 3 to separate jitter 
from the other sources. 
3. 
3.1 
Separation of jitter from other 
error sources 
Basics of the separation method 
The separation method that is used to determine the 
size of the aperture jitter from the output data uses 
two steps, being: 
1. The effects of deterministic sources are filtered 
out of the output data. Only random noise 
information remains (see section 3.2). 
Aperture jitter is separated from the noise on 
the decision levels (see section 3.3). 
2. 
As is explained in both sections 3.2 and 3.3 
coherent sampling [Maihony 871 vvill be used in 
our test method. 
In a coherent test the following equation holds: 
M 
In N 
somp,u , with M, N relatively prime (1) F.  = - - F  
where Fsample : the sample frequency 
Fin : the frequency of the input signal 
M : the number of periods of the input 
signal captured during the test 
period 
N : the total number of samples taken 
After M cycles of the input waveform (and thus 
after N samples) the sample sequence repeats itself. 
This is the shortest valid test window, called Unit 
Test Period (UTP). 
3.2 Separation of random noise sources 
from deterministic noise and 
distortion sources 
A test can be performed that captures two UTPs 
and thus captures 2N samples over 2M periods of 
the input signal. In such a test the set of output 
values obtained from the second UTP is essentially 
equal to the set of values obtained from the first 
UTP. This fact is used in [Langard 941, where a 
test is performed that contains two periods of a beat 
frequency test. This is ai form of coherent testing in 
which M=N+l. The output values of the second 
period of the beat frequency are point to point 
subtracted from the output values of the first 
period. This is shown in Figure 1. Deterministic 
error sources cause the same errors in the first 
period as in the second period. Therefore, all 
deterministic error sourlces as mentioned in Table 1 
are removed by this orperation. However, random 
noise causes differences in the two data sets. The 
result after subtraction is therefore an array of 






A disadvantage of a beat frequency method is that 
the input frequency has to be times the 
sample frequency, which puts high quality 
demands to the waveform generator in test system 
when high-speed A/D converters are being tested. 
Therefore, coherent sampling at a lower frequency 
is preferable and will be used in the separation 
method presented in the next subsection. 
N 
3.3 Separation of jitter induced errors 
from decision level noise induced 
errors 
In a full-flash A/D converter the comparators 
perform both the quantisation and the sample and 
hold function at the same time. In Figure 2 the 
effect of aperture jitter on the output signal of a 
full-flash A/D converter is shown. The output 
values are indicated by dots. The solid arrow points 
at the value of the input signal at the nominal 
sample moment. The output value is now the 
digital code corresponding to the quantisation level 
Qn. The dotted arrows depict sample moments 
containing jitter. For the sample moment with a 
positive delay, this leads to a faulty output value. In 
the other case the output value is unaffected. 
The chance that jitter leads to the incorrect output 
value corresponding to the upper quantisation level 
is indicated by the shaded area in the Gaussian 
jitter distribution. The error chance depends on the 
time difference between the sample moment and 
the moment the decision level is crossed. 
The deviation in sample time (At) causes a 
deviation in the voltage at the sample moment (AV) 
equal to the time deviation multiplied by the slope 
of the input signal. 
-AY deviation betwe- input 
voltage af nominal ample 
point and input ~ol(age If 
red sample point. 
- Ak deviation beween i d d  -- 
pie moment and d sample 
rnmcnb caused by jim. 
- D,: decision Lnel I 
- Q: qoanhtian level x. 
Figure 2: the efect of aperture jitter on the output 
signal of a full-flash MD converter 
Therefore the error chance depends both on the 
slope, and therefore also the frequency, of the input 
signal and the voltage distance between the input 
voltage at the sample moment and the decision- 
level voltage. The time probability distribution 
causes a voltage distribution with a standard 
deviation equal to: 
where t, denotes the sample time point 
When a sine wave, Vi, = A.sin(2.n.  f in  . t s ) ,  is 
used as the input signal this gives: 
This distribution is maximum for points at the zero 
crossing of the input signal and minimum for 
points at the maxima and minima of the input 
signal. 
On the other hand, the chance of an error caused by 
decision-level noise depends only on the distance 
of a sample to a decision-level and does not depend 
on the slope of the input signal. 
If the samples taken in one UTP are reordered in 
ascending (or descending) order of voltage at the 
sample point, a single period of the input waveform 
is obtained [Mahony 871. The resulting sample 
points are equivalent to the sample points when a 
single UTP is captured. Therefore, the sample 
values and thus also the distance of the samples to 
the decision levels does not depend on M, but only 
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on N. The propagation of decision-level noise to 
errors in the output signal is therefore independent 
of M (for a certain N). 
To  separate aperture jitter induced errors from 
errors caused by (decision-level noise the test shown 
in figure 1 has to be carried out twice: 
1. The first time an input signal with a low 
frequency has to be used. If this frequency is 
chosen sufficiently low, no errors or only a 
small amount of errors are induced by 
aperture jitter. The amount of decision-level 
noise can now be determined from the amount 
of errors in 1.he output signal. 
The second time the test is carried out, a higher 
input frequency has to be used. Both the 
decision level noise and the aperture jitter now 
cause errors in the output signal. If the amount 
of errors is significantly higher then during the 
first period, the jitter propagation is dominant. 
The size of the aperture jitter can then be 
determined using the relation between the size 
of the jitter a.nd the amount of errors. When the 
number of errors shows a less high increase, a 
relation between the total random noise and 
the amount of errors in (UTP2 - UTP1) has to 
be found. 
The propagation of both decision-llevel noise and 
aperture jitter to errors in the output signal is 
minimum for cc'nverters with a srnall number of 
bits. Therefore, diagnosis of aperture jitter will be 
most difficult in these converters. In a 6 bits full- 
flash A/D converter the bin size is relatively large. 
The chance that noise on the decision-levels leads 
to errors larger then 1 LSB is therefore assumed to 
be negligible. The chance of a jitter-induced error 
is highest when both the standard deviation of the 
jitter and the frequency of the input signal are high. 
If, for example, an input signal of 20 MHz is 
applied to a 6-bits converter (A = 32 LSB) with a 
clock jitter of 100 ps. The maximal standard 
deviation of the voltage distribution is found to be 
OVjittelrr0.4 LSB using equation (3). 
2. 
distance of sample to a error 
I ofoofthenoise I I I 
0.5 I 3.085E-Cil I 10,108.907 
2.275E-02 
6.21 OE-03 203.16 
Table 2: Error changes and errors for  32768 (2") 
samples calculated using a numerical analysis 
procedure 
Note however that using equation (3) gives rather 
optimisic numbers since only at the zero crossing 
of the sine wave we have maximum probability of 
jitter effects. 
A high-level simulation program has been written 
[Rosing 98a, Rosing 98b] to determine the relation 
between the size of the aperture jitter and the 
remaining random errors and between the size of 
the decision-level noise and these errors. Using 
these results the size of the decision-level noise can 
be determined from the first diagnostic session, that 
uses a low frequent input signal. The amount of 
errors found in the second section, that uses an 
input signal with a higher frequency, is used to 
determine if jitter-induced noise is dominant to 
decision level noise. If tlhis is the case, the size of 
the jitter can be derived from this session. 
4. Experimental Measurement set-up 
The primary goal of our measurement set-up (see 
Figure 3) is to verify Ihe predicted relations as 
indicated by equation (Si). We use an IMS-ATS1 
200MHz digital tester as, master, which controls a 
VXI rack containing an HP E1445A arbitrary 
waveform generator (AWG). The digital tester 
generates a 10 MHz clock, to which artificially 
jitter is added via a comparator using a Rohde & 
Schwarz noise generator (R&S SUF BN4150). This 
jittering clock is used as sample clock by a 6 bit 
ADC (Philips ACE3A) under test. The input of the 
ADC is a sine wave generated by the AWG, which 
is synchronised with the 10 MHz using a Bruel & 
Kjzr synchronisation module (BK3 154) to be able 
to perform coherent testing over a sufficient long 






Figure 3: Experimental Measurement set-up 
To be able to measure a reasonable number of 
errors among the number of samples N=2048 taken, we 
chnw tn I I F P  artificinllv hioh nt _ _  nf 10 nc (=l0%1 
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Using equation 1 and 3 and choosing appropriate 
periods M we obtained Table 3 shows the input 
frequency Fin needed and the oVjitter. 
97 I 473632.8125 I 0.952 I 
89 1 434570.3125 I 0.874 11 83 1405273.4375 I 0.815 
Table 3: Part of the measurements to be carried 
out 
In principle with this measurement set-up we 
should be able to prove the theory, but 
unfortunately we were not yet able to obtain 
convincing results. The main limiting factor is the 
stability of the reference current used by the 
comparators. This causes extra errors at the minima 
and maxima of the sine wave and hides the 
theoretical effect described. 
5. Conclusions and further work. 
A method has been described that enables off-chip 
diagnosis of aperture jitter. In this method jitter- 
induced errors are systematically separated from 
errors caused by other sources. The separation is 
carried out using two diagnostic sessions at two 
different input-signal frequencies. Within each 
session two Unit Test Periods of a coherent test are 
captured. Subtraction of the two essentially equal 
data sets obtained within a session removes all 
deterministic errors. 
In [Langard 941 the same subtraction techniques 
where used to remove deterministic errors from the 
output data. However, in that method the aperture 
jitter must be high enough to cause errors of several 
LSBs. It can therefore only be applied to ADCs 
using a high number of bits. Our method can also 
be applied to ADCs with a lower number of bits. It 
is shown how it is possible to measure aperture 
jitter for a 6-bits ADC. Further, using our method it 
is possible to measure aperture jitter using a lower 
frequency of the input signal. 
A measurement set-up has been made to validate 
the method introduced. In near future we will 
improve our set-up and obtain data to prove our 
method. 
References 
[Doernberg 841 J. Doernberg, H. Lee, D.A. Hodges, 
“Full-Speed Testing of A/D Converters ”, IEEE Journal 
of Solid-state Circuits, 1984, pp. 820-827. 
[Harris 901 Steven Harris, “The Effects of Sampling 
Clock Jitter on Nyquist Sampling Analog-to-Digital 
Converters, and on Oversampling Delta-Sigma ADC?’, 
Journal of the Audio Engineering Society, 1990, pp. 537- 
542. 
[Kim 941 K. Kim, “Analog-to-Digital Conversion and 
Harmonic Noises Due to the Integral Nonlinearity”, 
IEEE Transactions on Instrumentation and Measurement, 
[Langard 941 Y. Langard, J. Balat, J.  Durand, “An 
improved method of ADC jitter measurement”, 
Proceedings of the International Test Conference, 1994, 
[Mahony 871 M. Mahoney, Tutorial: “DSP-Based 
Testing of Analog and Mixed-Signal Circuits”, IEEE 
Computer Society, 1987. 
[Plassche 941 Rudy van de Plassche, “Integrated 
Analog-to-Digital and Digital-to-Analog Converters”, 
Kluwer Academic Publishers, 1994. 
[Raczkowycz 961 J. Raczkowycz, S. Allott and T.I. 
Pritchard, “A Data Optimisation Test Technique for 
Characterizing Embedded ADCs”, Journal of Electronic 
Testing: Theory and Applications, Vol. 9, 1996, pp. 165- 
1994, pp. 151-156. 
pp. 763-770. 
1 -rc 
1 I J .  
[Rosing 98a] Richard Rosing, “Off-chip Aperture Jitter 
Diagnosis for Full-jlash A/D/ Converters”, MSc. Project, 
University of Twente, The Netherlands, Reference 
number 060.2420, February 18, 1998 
[Rosing 98b] R. Rosing, H.G. Kerkhoff, R.J.W.T. 
Tangelder and M. Sachdev, “Of-Chip Diagnosis of 
Aperture Jitter in Full-jash Analog-to-Digital 
Converters“, Proceedings of the IEEE European Test 
Workshop, May 27-29, 1998, Sitges, Barcelona, Spain, 
pp. 72-77 (also to appear in the JETI’A journal in 
February 1999). 
1562 
